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It is a fuither object of ihis irrvenriori 10 urovide a new 
and improved stepping motor control circuit wherein the 
D C  voltage can vary over a predetermined range with- 
out adversely affecting the operation of the stepping 
motor. 
It is another object of this invention to provide a new 
and improved stepping motor control circuit that has 
better noise immunity than prior art circuits. 
It  is a still further object of this invention to provide 
10 a stepping motor control circuit having isolatibn be- 
tween the input signal to the control circuit and the 
ABSTRACT O F  THE DISCLOSURE output power applied to the motor. 
This disclosure describes an apparatus for converting SUMMARY OF THE INVENTION 
a DC voltage into a bi-polar voltage having the ampli- In accordance with a principle of this invention, an 
tude and number of phases necessary to simultaneously l5 apparatus for controlling a stepping motor is provided. 
excite the windings of a stepping motor in the proper time The apparatus includes a core array module that senses 
sequence to cause the motor to rotate in either direction. 
and "remembers" the prior direction of motor movement. A core array module "remembers" the prior direction The apparatus also includes flip-flops for sensing the re- 
of the A plurality in 'Om- 20 membered state of the cores of the core array module bination with a blocking oscillator, a differential ampli- 
and for sensing input signals. The flip-flops, through fier and a plurality of gates control the application of 
appropriate amplifying and gating means, control the 
power through an and switching means the application of power to the winding? so that the 
motor windings. BY applying step pulses the motor steps forward or backward upon the receipt of 
oscillator and directional pulses to one of the flip-flops, 25 appropriate directional and stepping pulses. 
the motor is made to move in one direction or the other. In accordance with another princi~le of this invention. 
the core array module includes a plbality of linear and 
a plurality of non-linear cores. This invention described herein was made by an em- In accordance with a further principle of this inven- ployee the United States Government and may be 30 tion, the flip-flops are connected so as to be immune 
manufactured and wed by Or for the Government for from noise, thereby preventing noise from creating false governmental purposes without the payment of any stepping signals. 
royalties thereon or therefor. In accordance with yet another princi~le of this in- 
BACKGROUND O F  THE INVENTION vention, bidirectional current is pGovideh so that all 
Stepping motors have found widespread use in various 
environments. They are used to control the movement 
of plural contacts in switches so that various predeter- 
mined circuit connections can be made. Stepping motors 
are also used to control various mechanical movements 
in machines. In addition, stepping motors are used on 
board space vehicles to perfoim many functions, such 
as pointing a telescope or moving a spectrometer, for 
example. 
Various prior art means have been proposed and are 
in use for controlling the stepping action of stepping 
motors. The most widely used prior art means excite each 
winding of the stepping motor in sequence directly from 
a DC power source. The primary disadvantage of this 
means is that it makes inefficient use of the motor wind- 
ings. In addition, the stepping motor must be specially 
wound if the DC voltage source is on standard DC volt- 
age source. A further disadvantage of this type of prior 
art means is that large peak currents flow because the 
motors are generally operated by low voltage level ampli- 
fiers. Moreover, the peak currents usually flow in un- 
balanced common return lines during the excitation of 
the motor windings and introduce noise into the ampli- 
motor (windings may be driven simultaneously to allow 
the motor to operate in a forward or reverse direction 
from a uni-directional DC power supply. 
It  will be appreciated from the foregoing summary 
of the invention that an apparatus for controlling the 
direction of movement of a stepping motor that over- 
comes the problems of prior art apparatus is provided. 
The system has inherent reliability due to the use of mag- 
netic logic and memory circuits in the form of a core 
array module. In addition, because the actual motor 
winding current is sensed to determine the state of the 
just prior motor excitation, i.e., the last direction of 
movement, a still more reliable system is provided. Fur- 
ther, because the system is isolated, coupling from ad- 
jacent circuits in an overall systein is reduced. Further- 
more, the invention operats so as to use a non standard 
DC voltage source to control a standard stepping motor. 
This flexibility is provided without sacrificing efficiency 
in the voltage conversion necessary for motor operation. 
In addition, the system provides immediate motor re- 
versal upon the application of the first stepping pulse 
following a change in direction input. 
BRIEF DESCRIPTION OF THE DRAWINGS 
fiers. Noise may cause erroneous motor stepping action. The fo~egoing objects and many of thc attendant ad- 
~ u r t h e r ,  because a direct connection between the D c  vantages of this invention will become more readily ap- 
voltage soulce and the wlndings 1s used, there is no way pieciated as the same becomes better understood by 
to obtain condrritlve rrolaiiorl betvieen rhc Iow level Ini-itlt ,,,,,,,,,, to the ioliowing cietnile~ descrIpiioll wilen 
signal to the motor control ~ircliit zild the ~ l i t p ~ t  power taken the acGompanylne 
applied to the motor. And, wrillotit rsoldtion, the low :vhc-reln. level circuits in the overall system are vulnerable to nol-e (,i FIGS. la  and ih ~ilustrate a partially block and par- 
from the power bus and the common power return. tially schematic diagram of a preferred embodiment of 
Therefore, lt is an object of thls Invention to prov~de the invention; 
a new and improved stepping motor control circuit. FIG. 2 is a legend for FIGS. I n  and 10. 
It is also an object of this invention to provide a new 
and improved stepping motor control circuit wherein the DESCRIPTION OF THE PREFERRED 
windings of the motor are not directly connected to the EMBODIMENT 
DC power source. FIGS. l a  and I b  illustrate a prefe~red embodiment of 
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the :nlent~on and con;p:i4e a b!oclirn,- oscr!ldtoi 11 a cf U'5 of AE is coriiit~trti LO the dot eiid oi' WS of 
first amplifier 12, a core airay motlule 11 a f i t  st gate A The non-dot eqd of W8 of A rr conni,cted to the dot 
14; an oscrllator 15, a differentla1 amplifier 47, a cfanlp cnd of 3 8  of D; a d ,  the non-dot end of \V8 of I3 i s  
18, second, thilti, fourth, and fifth amplifiers 19, 21, 23, connected to the anode cf 0 9 .  
and 25; second, thi~d,  fourth, 2nd fifth gates 27, 29, 31, The dot end of W4 of dU is connected to the dot 
and 33; h s t ,  second, third, and foulth power ampi~fiels elld of ~ 7 .  of 1. 7he non-dot end of ~7 of is con- 
and rectlfiels 35, 37, 39, and 41; first, second, third, and nected to the dot end of ~7 of B; and, the non-dot end 
fouith switches 43, 45, 47, and 49; and four flip-flops of W7 of B is connected to the anode of D8. The dot end 
designated FF-A, FF-B, FF-C, and FF-D. of W5 of dB is connected to the dot end of W7 of A. The blocking oscillator P I  complises: a PNP transistor 
~h~ non-dot end of W7 of A is connected to the dot designated QP; three diodes designated D l ,  D2 and D3, 
end of W7 of TZ The noll-dot end of W7 of is 
a fiist capacitor designated CP; a first transiormer des- 
nectetl to the anode of D9. ignated T I ;  a second capacitor designated CZ; and four 
resistors designated RP, R2, R3 and R4. T I  has a single The dot end of W4 Of HB is 'Onnected to lhe dot end 
ptimaiy winding and a pair of secondary windings. It 15 Of W6 of A' The end Of W6 Of A is connected 
should be noted here that conventional dot terminology the dot end of W6 Of B; the non-dot end Of W6 
is used to describe the connections to the tiansfoiineis IS connected lhe anode of The dot end of 
and the cores of the core array module used by the inven- W5 xB is the end Of W6 x. The 
tion and herein described. non-dot end of W6 of h is connected to the dot end of 
An input terminal 53 adapted to receive motor step 20 W6 of B. The non-dot end of W6 of is connected to 
pulses is connected through C2 to the cathode D l .  The the anode of D11. 
anode of D l  is connected through R2 to the base of Q l  FF-A, FF-B, FF-C and FF-D all have one input con- 
and to the anode of D2. The junction between C2 and nected to the isolated common and a second input con- 
D l  is connected through R1 to the emltter of Q1. The nected through a ~esistor designated R7 to a second volt. 
dot end of the first secondary wind~ng of T I  is connected 2,j age source designated +V2. Connected between +V2 
to the emitter of Q1 and the non-dot end of the first and the isolated common is a fourth capacitor designated 
secondary winding TP is connected to the cathode of D2. C4. The non-dot ends of W10 on A, h, B and B are all 
The collector of Q1 is connected to the dot end of the connected together and to the isolated common. The other 
primary winding of T I  and the other end of the primary end of E l  is also connected to the isolated common. 
winding is connected to the dot end of the second sec- 30 The do: end of W1O of A is connected to the set in* 
ondary winding. The other end of the plimary winding put of FF-A and the dot end of W10 of B is connected 
is also connected through R3 to the anode of D3. The to the reset of FF-A. The dot end of WPO of B is con- 
emitter of Q1 is connected to one end of R4 and to one nected to the set input of FF-B and the dot end of WPO 
end of CP. The collector of Q1 is also connected to the of B is connected to the reset input of FF-B. The set 
anode of D3. 35 input of FF-C is connected to a first diiectional input 
The core array module 13 comprises four non-linear telminal 55 that is adapted to receive a pulse or voltage 
cores designated AB, AE, m, and hB; four linear cores level that will cause the motor 10 rotate in one direction, 
designated B, B, B, and A; fourth, fifth, sixth, seventh, counter clockwise (c.c.w.1 for example. The reset input 
eighth, ninth, tenth and eleventh diodes designated D$, of FF-C is connected to a second diiectional input ter- 
D5, D6, D7, D8, D9, DIO, and D11; a choke designated 40 minal 57 that is adapted to receive a pulse or voltage 
E l ;  and a resistor designated R6. Each non-linear core level that will cause the motor to rotate in the other di- 
includes five windings designated W1, W2, W3, W4 and rection, clockwise (c.w.), for example. Hence, dlrect~onal 
W5. Each linear core includes five windings designated input signaIs are supplied to FF-C to control the diiec- 
W6, W7, W8, W9, and W1Q. tion of motor stepping thereby making FF-C the direc- 
The collector of Q2 is connected to the non-dot end gj tr0"al control flip-flop. 
of W3 of AB. The dot end of W3 of AB is connected to the The cathodes of D4, D6, D8 and Dl0  are all con- 
non-dot end of W3 of AB and the dot end of W3 of nected together and thiough a resistor designated R8 to 
AE is connected to the non-dot end of W3 of D. The the C Output of FF-C. The cathodes of D5, D7, D9 and 
dot end of ~3 of is connected to the non-dot end D l 1  are connected through a resistor designated R9 to 
of W3 of kB. The dot end of W3 of xB is connected 50 the C output of FF-C. A fifth capacitor designated C5 
through R6 in series with a seventh resistor designated is connected between the junction of R8 and the cathodes 
R7 to the other end of R4. The junction between R4 D47 D6a D8 and and the A 
and R7 is connected to a first voltage source designated sixth capacitor designated C6 is connected between the 
+-Vl. The junction between R6 and R7 is connected junction R9 the cathodes of D5, D'9, D9, and D11, 
thiough a thiid capacitoi designated C3 to the other end and lhe 
of C1. The junction between C1 and C3 is connected to The first gate 14 comprises an NPN transistor desig. 
the dot end of the second secondary windlng oi 7he nated Q3 and a lesistor des~gnated R10. The base of Q3 
dot end of the second secondary willding of TI is also is connected th:ou&h RIG to the output of FF-D. The 
connected to the non-dot end of the p~imary winding of emitter of Q3 Is connected to the 
2 I and to an isolated common line. 60 The oscillator 15 comprises a fifth Alp-flop designated 
The non dot ends of W4 and W5 of AB, AE, XB. hB FF-E; four capacltols designated C7, CB, C9, and C10; 
are all connected and to one end of Tne 2nd' t b ~  ies;stois de~lgiiiitcd R f l  dild R12. 
dot end 01 W4 of AB is connected to the clot exid of U/9 One power input of FF-E 13 connccicti to a t h d  volt- 
** A ,  ,,nd, dot end of w9 of A Is connected age SoIllce designated +VJ 1 V 3  1s connected to the 
(,,j ~solaied common ihrori-b an eievenlh capaciior deslgnarcd 
,he dot end of W9 of 'l5, the non-dot end of Vir3 of 
~ 1 1   TI^^ ot br_r Is c(tpneCicd ihb is ~onnccled to the anode of U4. Phe dot L I I ~  of i iJ5 0 1  
collect~i of Q3. i V3 1s conirc~tcd lhlougll RIZ ~irto the An 1s collnectcd to the do: of w7 of 3, and, ihc of EF-E. llhe reset lnplll of FF-I-, Is connected 
end of W9 of Is connected to the dot end of lhiough C? 111 palallel i,\lt]1 C8 to the 37 output of FF.E. W9 Of The end of W9 of 
connected to ;(: The reset input of FF-E is also connected through a fhe anode of D5. thllteenth res~stor des~gnated R13 to the isolated com- 
The dot end of W4 of AE 1s connected to the dot end mon' + ~ 3  is also through R12 to the set In. 
of W8 ol 1, and, the nail dot end of W8 of I 1s con- put of FF--E The set inpot of F5-E 1s co~lnected through 
nected 'o the dot cntl of W8 of R. The non dot end of C9 In parallel wlth CQO to the E output of FF-E. 
W8 of 'iS is connected to the anode of D6. The dot end i s  The diffeientlal amplifier 17 comprises a PNP tiansis- 
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to; designated Q4; two NPN transis:~ss designated Q5 to the collector of qll  2116 the non-i:ol end of thc priniary 
::nd Q6;  a diode designated D12; a capacitor designated mindins of Q3 is connected lo the collector of Ql2. 
C12; and, five resistors designated R14; E15, RIG, RB7, 13 has three secondary windings. The ends of the first 
and R18. The collector of Q4 is connected to the set in- secondary winding of T3 are connected to the anodes 
put of FF-D. The collector of Q4 is also connected of Dl3  and D14, respectively. The cathodes of D l 3  and 
through PI16 in parallel with C12 to the isolated com- D l 4  are connected together. The ends of the second 
mon. The emitter of Q 1  is connected through R7 to f V2. secondary winding of T3 are connected to the anodes 
The base of Q4 is connected to the collector of Q6. The of D l 5  and D16, respectively. The cathodes of D l 5  and 
emitters of Q5 and Q6 are connected together and DL4 are connected together. 
through RP8 to the isolated common. The emitter of Q4 , Each of the four switches comprises an NPN tran- 
is connected through R14 in series with RP7 to the iso- sistor designated QP3 and a resistor designated R25. The 
lated common. The junction between R14 and R13 is a center tap of the first and second secondary windings of 
reference point and is connected through Dl2  to the T3  are connected together and to the emitter of Q13. 
base of Q5. The collector of Q5 is connected to the emit- The base of Q13 is connected through R25 to the cathodes 
ter of Q4 and the collection of Q6 is connected through 15 of D l 5  and D16. 
R15 to the emitter of Q4. The collectors of Q13 of the first and second switches 
The clamp 18 comprises: a NPN transistor designated 43 and 45 are connected together and to the non-dot end 
Q7; and, two resistors designated R19 and R20. The base of W1 of h B .  The dot end of WP of h B  is connected to  
of Q7 is connected through R20 to the D output of FF-D. the non-dot of W1 of BE and the dot end of W1 of D 
The emitter of Q7 is connected to the isolated common; 20 is connected to the dot of WI of AB. ~h~ non-dot end of 
and, the collector of Q7 is connected through R19 to the WI of AB is connected to the dot end of W1 of AB. base of QS. The non-dot end of W1 of AB is connected to one end of 
'The RC circuit 20 comprises a resistor designated a first winding, designated winding A, of a stepping 
R26 and a capacitor designated C13. C13 is connected motor. The other end of winding A of the stepping motor in parallel with R19 and the emitter-collector junction 25 is connected to the cathodes of D13 and D14 of the first 
of Q7. The junction between C13 and R19 is connected and second power amplifier and rectifiers 35 and 37. 
to one end of R26. The collectors of Q13 of the third and fourth switches 
For ease of illustration, only the second of the second, 47 and 49 are connected together and to the dot end of 
third, fourth, and fifth amplifiers 19, 21, 23, and 25 is W2 of xB. The non-dot end of W2 of BB is connected 
shown in schematic form in the figure. Similarly, only the 30 to the non-dot end of W2 of ;i&. The dot end of W2 of 
second, of the second, third, fourth, and fifth gates 27, - 
29, 31 and 33 is illustrated in schematic form, In AB is connected to the non-dot end of W2 of AB. The dot 
tion, only the first of the first, second, third and fourth end of W2 of A B  is connected to the dot end of W2 of AB. 
power amplifier and rectifiers 35, 37, 39 and 41 and only The non-dot end of W2 of AB is connected to one end 
the first of the first, second, third and fourth switches 43, 35 of a second winding, designated winding B, of the stepping 
45, 47 and 49 is illustrated in schematic form. motor. The other end of winding B of the stepping motor 
Each of the second, third, fourth and fifth amplifiers is connected to the cathodes of diodes D l 3  and D l 4  of 
comprises: a pair of NPN transistors designated Q8 and the third and fourth power amplifier and rectifiers 39 and 
Q9; a transformer designated T2; a capacitor designated 41. 
CP4; and, a pair of resistors designated R2P and R22. 40 The third secondary winding of T3  of the first and 
The E output of FF-E is connected through R21 to the Second Power amplifier and rectifiers 35 and 37 are con- 
base of Q$ and the output of FF-E is connected through nected in series. One end of the series ~0IInection is con- 
R22 to the base of Q9. The of Qg is connected nected to the isolated common. The other end of the series 
through ~ 1 4  to the collector of QP. The collector of QB is connection is connected through a diode designated D17 
also connected to the dot end of the primary winding of the other end of R26. The third secondary winding of 
T2; and, the co]lector of Q9 is connected to the non-dot '' T3 the third and fourth power amplifier and rectifiers 
end of the primary winding of T2. A center tap of the 39 and 41 are connected in series. One end of the series 
primary winding of TZ, is connected through L2 to a "nnection is connected to the isolated common and the 
fourth voltage source desigllated +V4 and through a ca- end is connected through a diode designated D l 8  to 
pacitor designated C15 lo the isolated common. the other end of R26. The cathodes of D l 7  and D l 8  are 
Each of the second, third, fourth and fifth gates corn- connected through a capacitor designated C17 to the 
prise an NpN transistor desigllated Q10. The emitter of common. Double Zener diodes ZDB and ZD2 are 
QLO is connected to the collector of 43;  and, the collector connected in parallel with motor windings A and B, 
of Q10 is connected to the emitters of Q8 and Q9. The 
base of QIO of the second gate 27 is connected to the A Turning now to a description of the operation of the 
output of FF-A. ~h~ base of QBO of the third gate 29 56 invention, in order to excite all of the windings of a 
is connected to the output of FF-A. ~h~ base of Q ~ ( D  stepping motor at each step, a bi-directional current must 
of the fourth gate 31 is connected to the B output of be provided to each winding in the proper sequence. If, as 
FF-B. And, ths base of QIO of the fifth gate 33 is con- illustrated in the figure, the motor has two windings, one 
nectecl lo the 73 output of FF-6. 60 labeled . A and the other labeled B, a current pulse in one 
Each of the four power ai~~plifier and rectifiers corn- direction is labeled 1, and Ig, and a current pulse in the 
piise: two NPN transistors designated QPP and Q12; a other direcrion is iabeied T, and TB. ,Then the motor wiil 
saturable core trrinsfornier designated 13; four diodes ro:ate in one direction \viieil the foliowing repeated se. 
tlesignatcd D13, D84, D15, and D16; and, tiyo resistors q:ience of prilses is applied to the wiridings: I,IB, IAIB, 
desigiiated R2J arrd R24. The dot end of the secondary 05 3,1,, yA&, ~h~ direction rolaiion is reversed by 
.c.~i!iclirrg of 7 2  i s  conneclctl I l~rough R23 lo the Fias~: QLI. tile cviridings Lvillr llle ci,rrenl di,.eclion has been The nor?-dot end of the secondary windins of T% is con- appiiecI to place tile moioi- in ihe preseiil positior~. And, 
netted R24 the of The center tap the repeated application of pulses in the opposite seqilence 
of the secondary winding of T2 is connected to the emit- 
ters of QIO and QB1 and to a noisy comnlon. ~h~ noisy causes the motor to rotate in the opposite direction. For 
common is connected a designated ~ 1 6  example, if the motor has just moved to the rest position 
and an indrictor designated L3 to a fifth voltaze soul.ce after the application of IAIB pulses, it will return to the 
designated fV5. The junction between L3 an> CL6 is plevious position if IRIB pulse> are applied, or will step 
connected to the center tap of the primary winding of to the next position in the same direction if XA1, pulses are 
T3. The dot end of the primary winding T3  is connected 75 applied. 
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The four non-linear arid ihe Ecirrr linear coi-es o f  rlre which in turn controls itre liow t l i ~ o t ~ p i l  W4 or W5 J i ie  to 
cove array module 13 of the figure sense and store the the passage of current through the ckiodes D4 and B5 for 
direction of current applied to the windings of the motcr, the AB switching condition. The other non-linear core 
in a first cycie of operation, and provide the signals neces- outputs operate in a sinliiar manner to place FF-A and 
sary to control the direction of currents required to step - FF-B in the proper states to rotate thc motor one step in 
the motor in the next cycle of opciaiion. As prcvio~~sly either direction. 
discussed, the non-linear cores are designated AB, 3 E ,  The choke L1 limits the current that flows when the 
xg,  and BB. A letter without a bar (-1 over it repre- noise flux switches in the three unselected non-linear cores 
sents one current direction and a letter with a bar over it during thc readout interval. Preferably, the value of this 
represents the other current direction. The linear cores 10 inductor is chosen to be just large enough to present a 
are designated A, x, B, and f5. where the bar and the non- high impedance load to all of the unselected cores during 
bar represents the set and the reset inputs to flip-flops A the noise flux switching interval bat, small enough not to 
and B as herein described. eRect the switching of the total flux in the selected core. 
The W1 and w2 windings are connected as herein- The use of the choke results in a greatly reduced ampli- 
above described to the motor windings to sense the 15 tude of noise voltage on the outputs of the linear cores. 
rent flow through those windings. The W3 winding is For example, it has been found that the signal and noise 
used to readout the cores and the w4 and w5 windings p~llse outputs from the linear core measured six volts, 
of the non-linear cores are used to produce signals for 1.0 microsecond and 0.5 volt, 0.4 microsecond, respec- 
switching the linear cores. ~6 through ~9 are the input tively, with the choke. The noise voltage was 2 volts, 0.5 
windings of the linear cores and sense the state of the 20 microsecond vlit'lout the choke. 
non-linear cores and, the wPO winding is the readout In the actual embodiment of the invention previously 
winding of the linear cores and the FF-A and discussed, the non-linear cores were formed of commer- 
FF-B output states. an example of the number of cially available 0.000125 in. thick hlo-permalloy tape 
turns of the various windings in an wound on a stainless steel bobbin toroid core measuring 
of the invention, the ~ 1 ,  ~2 and W6 through ~9 wind- 25 0.2 in. outside diameter and 0.094 in. inside diameter and 
ings each have four tui-ns. The W3 windings have five 0.105 in. high, exhibiting a total flux (-B, to +B,) of 
turns. ~h~ ~4 and ~5 windings have 30 turns; and, the 22 maxwells with a noise flux of less than 4% of this 
W10 windings have 42 turns. value. All of the flux in a core of this nature switches in 
~h~ number of turns on the ~1 and ~2 windings of 10 n~icroseconds with an excitation of 150 milliampere- 
the non-linear cores are chosen to switch all of ~e flux 30 turns. For the same embodiment, the four linear cores 
in one core with the sum of the two motor cur- were formed of commercially available 0.0005 in. thick 
rents. The foregoing operative embodiment required each Mo-Permalloy tape wound on a stainless steel bobbin 
winding to have 30 milliamperes so that a total of 240 toroid core measuring 0.2 in. outside diameter, 0.094 in. 
milliampere-turns is on the selected core, l-his inside diameter and 0.105 in. high exhibiting a total noise 
of excitation switched the cores in about 5 mic~oseconds~ 35 flux (Br  to Bm) maxwells. All of the flux in a core of this 
~h~ core array module 13 of the embodiment of the nature switches in 1.0 microsecond with an excitation of 
invention illustrated in the figure operates in the follow- 240 
ing manner: first assume that the motor has been driven The system illustrated in FIGS. la  and l b  operates in 
on the preceding step and one of the four current corn- the following manner: when power is applied FF-A, 
binations was applied to the A B motor windings. 40 FF-B, and FF-C come up in one or the other of their 
Further, assume that the currents through the ~1 and two states. Thereafter, FF-C is ~u lsed  by applying a pulse 
~2 windings were from the left to the right as the wind- to either input terminal 55 or 57 to give a desired rota- 
ings are illustrated in the figure. under these conditions tional direction. Then, a step pulse is applied to the motor 
there is an excitation of 240 milliampere turns into the stepping input terminal 53 which triggers the blocking 
non-dot ends of the windings on core AB, a net excita- 45 oscillator 11 and the first amplifier 12. For the foregoing 
tion of 0 on cores XB and AB and a net excitation of example of winding turns and energy levels for the core 
240 milliampere turns into the dot ends of the windings array module, the input step pulse triggers the blocking 
oscillator 11 and first amplifier 12 "on" for 5 microsec- 
on core dB. onds. The output of the first amplifier 12 switches one of This particular current combination only switches core the cores in the non-linear array that was previously AB to the remanent state to produce an Output switched by the pulse currents through the motor windings 
signal when a readout impulse is applied to the W3 wind- during the preceding step of the motor as hereinabove 
ings' The flux in the Other 'Ores remain in the same described. Switching that core produces an output on two 
remanent state as that produced by the W3 readout wind- of the four linear cores (the pair selected depends upon ing. 55 the state of FF-C) and places FF-A and FF-B into the 
It be understood from Ihe set forth in required states to produce the proper voltage polarities 
the preceding paragraph that for the other three possible for the motor windings to *he desired 
current combinations, the flux in only one core switches direction of rotation. the end of the five microseconds, for each combination. Hence, the core array module ef- FF-D, which is a motor drive pulse width flip-flop fectively stores motor current polarity information in one is reset. 
of the four non-linear cores. The selected core remains Resetting of FF-D causes the first gate 14  to open in its state of information storaye indefinitely, ready to Lvhich starts the oscillator and applies an input 
be switched when the next readout puise is appiied to the to the second. third, fourth, and fifttl amplifiers 19, 21, W3 windings. 23, and 25. Opening of the first gate 14 also furnishes 
m e n  a readout pulse appears on the W3 windings, 65 a 1 9 ~  bins ;he second, tliird, lourih and f i f th  e,iCes 27, 
the previously selec'icd core switches and a pulse is pro- 29; 31 and 31. Two of second fii:h duced on tire W4 and W5 oiitptrl windings tin that c o r e  are gated or] by the comhirreci outputs of tilt: first gate 14 
This prrise carices a current Aow in one of lire two lines. and FF-A and FF-R. The output of lllese amy.lifcrs is i . e .~  W4 Or W5. The line is determined by the an-Iplified and rectified by tile f:ower amplifier 
state of FF-C at the time of the readorit. For example, and rectifiers. The power and rectilciers drive the 
if core ~ 1 3  is switched, there is a choice of producing tran,is(or switches so that voltages of Given polarities are 
outputs on linear cores ar?d E or A and E: depending applied to the motor viindings A and B. 
upon the desired direction of motor rotation. The direc- The excitation of winding A and winding R causes 
tion of motor rotation is determined by the condition of the nlotor to step and, at the same time, switches current 
FF-C. That is, FF-C controls the charge on C5 and C6 15 through the VJ1 and W2 windings of the non-linear cores 
3,532,948 
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11 the cere array rnodn!e. The cwrent iiow throilgh the sistor of!'. This sigaa!, if it exists, is catrsed b y  the f::si 
VVl and W2 windings ideniifies which orie of the four rise and fall time of the oscillator square wave appear- 
possible pulse combinations has just been applied lo the ing across the primary and coupling through the smaH 
motor. This pulse combination is stored in the manner remaining primary to secondary capacitance. This sig- 
heretofore discussed. The stored information is used to nal is eliminated by Imgthening the rise and fall time of 
switch two of the four lilnear cores in the core array thc oscillator square wave with C-14. 
module to set up FF-A and FF-B when the cycle is The following is a description of a single step of motor 
repeated for the next motor step. The particular pair of operation. The step is described by tracing the sequence 
linear cores that are switched when the next step occurs of events from the application of the motor stepping input 
depends upon the state of the motor direction flip-flop pulse at terminal 53 to the termination of the motor 
FF-C at the time of application of that step pulse. excitation pulse width. A step pulse is applied to the 
The duration of the motor excitation pulse depends blocking oscillator input terminal 53 and causes Q1 to 
primarily on the time constant of RC circuit 20, the mag- conduct until the core of T 1  saturates. This period may 
nitude of the reference voltage at the junction between be 5 microseconds, for example. When Q l  conducts, it 
R14 and R17 and the magnitude of the +V5 source. 15 applies a positive signal to the base of Q2 which causes 
Rectifiers D l 7  and D l 8  provide a feedback voltage to RC Q2 to conduct and connect the W3 windings of the core 
circuit 20 comprising RZ6 and C13. As the feedback array module to the isolated common return. If it is 
voltage increases, C13 charges to the comparison voltage assumed that the motor has been pulsed on the preced- 
more quickly and results in a shortening of the duration ing step with currents in the W2 windings from right to 
of the motor excitation pulse. For example, the circuit 20 left and the W1 windings from left to right, the flux in 
may be set up initially so that the motor steps properl~ the core of A B  has been reset. When the W3 windings 
with a +V5 voltage of 16 volts. Then, as this voltage are connected to the isolated common through Q2, a 
increases, the motor drive pulse width decreases linearly current flows from the positive of C3 through the W3 
to provide a means of maintaining a constant energy windings and back to the isolated common. The flux 
input to the motor. The clamp 18 conilected to RC cir- 25 in the core of AB switches and a voltage appears across 
cuit 20 returns the voltage across the capacitor to zero the w4 and ~5 windings of AB. 
at the end of each drive pulse. Hence, the clamp estab- 
~ i t h ~ ~  ~4 or ~5 energizes two of the w8 windings, lishes the same reference voltage at the beginning of each depending upon the desired motor direction. If it is as, 
time interval, regardless of the stepping rate. sumed that FF-C is in the appropriate state to reverse 
It \vili be appreciated from the foregoing description 30 hias DT, then D6 is zero biased and a pulse of current 
that the invention operates from a power source (+V5) in the W8 windings of B and B. This current that may vary Over a wide for 22 
causes a voltage to be produced on the output windings 
volts. Even though it varies over this range, the energy 
input to the motor maintains constant level thereby allow- of Zi: and B, i.e., on the WBO windings of the Zi: and B 
ing the motor to be used efficiently. 35 linear cores. Hence, FF-A and FF-B are reset. Resetting 
Preferably, in the example of an actual embodiment and FF-B causes the Zi: and Outputs these 
of the invention heretofore discussed, the isolated power flip-flops to become positive and Q I O  of gate 29 and Q10 
supplies (i.e., +V1, +V2, +V3, and +V4) are 5 volts. gate 33 to turn on. Preferably, all of the foregoing 
Of course, any voltage that is compatible with the choice operations occur during the first microsecond of the 5 
of resistors, capacitors and transistors could be used. 40 microsecond operation of the blocking oscillator ~u lse .  
The power amplifier and rectifiers operate from the noisy At the end of the the of 
+V5 power suppl~r (i.e., the one that fluctuates over a the blocking oscillator causes FF-D to be reset and fi 
range, such as 16 to 22 volts, for example). In order to becomes positive. When 5 becomes positive, the first 
maintain the isolation of the 5 volt supplies, it is preferred gate transistor 4 3  conducts and connects the return of 
to trigger the blocking oscillator 11 and the set and 45 the oscillator to the isolated common and returns the 
reset inputs of FF-C through isolation transformers, emitters of Q10 of the other gates to the isolated com- 
especially if these signals are to be conducted over a mon. This operation applies an oscillator signal to the 
long distance. input of the second, third, fourth and fifth amplifiers, 
The second, third, fourth and fifth gates controlling however, only the third and fifth amplifiers respond be- 
the second, third, fourth and fifth amplifiers are, as illus- 50 cause only their Q8 and Q9 transistors are returned to 
trated and heretofore described, made up of transistors the isolated common. The third and fifth amplifiers drive 
with their emitters connected together and returned their respective amplifiers and rectifiers so that an oscil- 
through the first gate consisting of Q3. This manner of lator frequency square wave voltage appears on the sec- 
connection places the common emitter return of the ondaries of their saturable transformers T3. This volt- 
amplifier transistors Q8 and Q9 through the coilector to s~ age is rectified by diodes D l 3  and D l 4  to provide a 
emitter resistance of two transistors in series. If a 50 negative DC voltage to the sides of windings A and B 
kHz. signal is generated by the osciIlator and applied to which these diodes are connected. Diodes Dl5 and 
to the base of the amplifier transistors, it will not appear Dl6  supply a negative voltage between the emitter and 
across the T%. primary winding unless both of the series- the base of switch transistors Q13 which turns these tran- 
connected gate transistors Q3 and Q1O are on. Because sistors on and connects a positive polarity voltage through 
the oscillator common return is also connected to the the W1 and W% windings of the core array module and 
collector of Q3, power required by the oscillator, gates through the center taped primaries back to the other 
and amplifiers is only consumed when it is needed, i.e., terminals of winding A and winding B. This connectiorl 
during the duration of the motor pulse. results in the application of a DC voltage polarity to the 
T2 serves to col~cluciively isolate the -+VL ihrcjugh c ; j  "OiOE' windings and causes the motor to step. 
+V4 sonrces from the noisy conlmon and lo irnpcdcnce The third secontiaxy winding of T 3  provides a sqilarc 
match the oscillator signal from the amplifier siages to wave voltage that is rectified by Dl7 and D l8  and ap- 
the power nnrplifier portion of the power amplifiers and plied as a voliage across the RC circuit 20. 
rectifiers. In order to minimize the capacitive co~pling The absolute value of this voltage depends upon the 
between the windings of these transformers, the second- 70 actual value of the +V5 voltage applied to the primary 
ary winding is preferably segment-wound from the pri- winding of the T3 transformers. C13 charges through 
mary windings. This method of construction eliminates R26 until the voltage across it rises to a value slightly 
most of the siray coupling between the windings, how- larger than the reference voltage at the junction between 
ever, there may still be a very small differentiated signal R14 and R17. When this condition occurs, Q6 begins 
present in the secondary winding even with the gate tran- 75 to conduct and Q4 is turned on. Turning on Q4 causes 
3,53, 
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FF-D to be set which closes the i i i c r  pair fransf\tor Q3 
to stop the oscilIator and termmate the motor excitation. 
A positive voltage is applied to the bace of Q7 when 
FF-D is set v~hlch discharges C13 In piepalation foi the 
next motor stepping pulse. 
It vviil be appreciated that tlie time required for :he 5 
voltage across C43 to reach the reference voltage level 
is a function of the feedback voltage, i.e., the higher this 
voltage, the shoiter the time. This manner of opelation 
results in the application of a relatively constant energy 
per step to the motor even thou& the +V5 voltage level 
varies. It  is also obvious that the length of the pulse with 
a given power supply volage may be adjusted by chang- 
ing the value of the reference voltage applied to the base 
of 44. D12 is included in the circuit for temperature 15 
compensation, i.e., this diode changes the ieference volt- 
age in the same direction and amount as reciifier diodes 
Dl7 and D l5  change the feedback voltage with ambient 
temperatures variations. ZD1 and ZD2 are included in 
the system to prevent transient voltages from occurring 20 
and destroying the transistor switches 413. 
In a preferred embodiment of the invention, a fre- 
quency of 50 kHz. was chosen for the oscillator f ~ e -  
quency in order to be able to use small size transformers 
and keep the weight of the ove~all unit to a minimum. 25 
In that embodiment, the core of T2 is a ferrite toroid 
measuring 0.375 inch outside diameter, 0.188 inch in- 
side diameter, and 0.125 inch thick. The coie of T3 is 
a '/z mil thick Mo-pe~malloy tape wound on a stainless 
steel bobbin toioid measuring 0.320 inch outside diam- 30 
eter, 0.134 inch inside diameter and 0.160 inch thick. The 
efficiency of the overall circuit using items having the 
dimensions herein described operating from a 16 to 22 
volt power supply was found to be 80%. 
I t  will be appreciated from the foregoing description 35 
that the invention provides an apparatus for controlling 
the stepping of a stepping motor that has various advan- 
tages over prioi art apparatus. For example, the apparatus 
has low stand-by power and conductive isolation between 
high and low voltage circuits. That is there is isolation 40 
between the high level +V5 circuits and the low level 
+VB to +V4 circuits. In addition, constant energy pulse 
excitation can be applied over a wide range of +V5 volt- 
ages. Moleover, the circuit is inherently reliable due to  
the use of magnetic logic and memory circuits. Further, 45 
the invention distinguishes over the prior art because it 
uses the actual motor winding current to determine the 
phase of motor excitation, making the sensing and pow- 
ering circuits integral rather than separate. In addition, 
balanced and isolated power excitation to the motor re- 50 
dnces noise coupling between adjacent circuits in an over- 
all system that includes a stepping motor controlled by 
this invention. Finally, there is immediate reversal of 
motor direction upon the application of the first step 
wlse following a change in direction input pulse. 55 
It will be appreciated by those skilled in the art and 
otheis that the foregoing has described a preferred em- 
bodiment of the invention, however, other embodiments 
of the invention fall within the scope of the description. 
For example, the invention could be extended to excite 60 
motors of any number of phases rather than just two 
rsbases. Motors with additional phases would be pow- 
e,ed by changlnp the number of cores in the non-linear 
core array to tncl~rde one core for each clrrrent cornbina- 
iron For e\,irr-iple, an  eaght-phase motor cotlid be con- 65 
trolled by atIding two more amplifiei '):id rectiher out 
p~ : t i ,   16 ,kd<~i i iond~ h p  Bop, i\!o *i lor~~ linedL L ~ ~ ~ d  foul  
I ,ore non ltni-lr cores All of the remaTqing circuits rp 
Inair1 the sane. 11% addition, the general concept herein 
d~sclosed could be used to power a brushless DC motor. $0 
For such a system additional means is necessary to sense 
the actual position of the motor to control the voltage 
polailty flip-flops through the core array to provide the 
proper phase excitation lo the moion based on the actual 
position of the rotor of the motor at any given time Hence, 75 
948 
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[he inventioi~ can  bc practiced cilicr~~fllse thair ;:s :pecifi- 
caily described herein. 
What is claimed is: 
I. A. stepping motor control circuit compiisiirg: 
blocking osciilaior nrearls for generating an oi:rpili sig- 
nal upon the occurrence of ann input pulse; 
core airay ntodule means adaptcd for connection to a 
stepping motor for sensing the current flow through 
the windings of said stepping niolor, said core alray 
module means also connected to ille output of said 
biocking oscillator means; 
flip-flop n:uar;s connected to said core arlay module 
means for sensing the status of said core array 
module meacs and connected to il:e output of said 
blocking oscillator means for sensing the output 
of said oscillator means; 
oscillator means connected to said flip-flop means for 
generating a signal whcn said flip-flop means is in a 
predetermined state; 
controllable amplifier means connected to said flip-flop 
means and to said oscillator means for generating 
an output signal when said oscillator means is gen- 
erating a signal and when said ffip-flop means is 
in a predetermined state; and 
power and switching means connected to said control- 
lable amplifier means and adaptcd for connection 
to said motor windings for applying power lo said 
motor windings when said controllable amplifier 
means is generating a signal. 
2. A stcpping motor control circuit as c:airned in claim 
I wherein said core array module means includes a plu- 
rality of linear cores and a plurality of non-linear cores. 
3. A stepping motor control circuit as claimed in claim 
2 wherein said flip-flop means includes at least two flip- 
flops connected to said core array module means to sense 
the status of said core array n~odule means and at least 
one flip-flop connected to said blocking oscillator means 
to sense when said blocking oscillator means is generat- 
ing an oulput signal and at least one flip-flop connected to 
rcceive clockwise and counter clockwise directional pulses. 
4. A stepping motor control circuit as claimed in claim 
3 including a gate connected between the flip-flop sensing 
the output of said blocking oscillator means and said os- 
cillator means. 
5. A stepping motor control circuit as claimed in claim 
4 wherein the sense windings of said non-linear cores of 
said core array module are connected to said motor wind- 
ings and said blocking oscillator and wherein the readout 
windings of said non-linear cores are connected to said 
limar cores and wherein said linear cores are connected 
to said at least two flip-flops. 
6. A stepping motor control circuit as claimed in claim 
5 wherein said flip-flop receiving said clockwise and said 
counter clockwise pulses is connected to the readout wind- 
ings of said non-linear cores to selectively control which 
readout windings of said cores are operable. 
7. A stepping motor control circuit as claimed in claim 
6 wherein said controllable amglifier nleans includes a 
pli~rality of amplifiers connected to the output of said 
oscillator and a plurality of gates selectively cormected 
to the outputs of said at least two flip-flops. 
8. A stepping motor control circuit as claimed in claim 
7 wherein said power and switch means inclacies a plurality 
c;f poiver an~i:!ifier and rectifiers connecteti to thc oiriprlts 
of -aid plrria'iiiy of arilpli6ers of said c~niioilal?le ampli- 
fier n?cans 2nd :! plar-ality of swilc'iics cor~nected to the 
oatplitr; of sc,i(hpowet :ii,~plificr >ii l i [  rcciifis;i.s, jni{ sL:;d 
%witches selrctivclg~ c o i ~ n e c ~ e d  to .:lid motor w l n d i n ~ :  to 
conti-o! ilie al?plicaiion of p a v e r  by said power nrr:plii'l~r 
and rcciificr to said motor wintii~~gs. 
9. A stepping motor control circuit as claimed in claim 
8 including: 
an RC circtrit connected to said pl~rrality of power a n -  
plifier and rectifiers to sense the signal froin said 
power amplifier and rectifier; 
. . . 
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